The algebraic sign detection of a number in the Symmetric Residue Number System is considered. A new approach has been suggested which completely avoids the time consuming process of the Symmetric Mixed Radix Conversion (SMRC). An algorithm based on the above approach implementable in parallel for sign detection is also presented. The hardware representation of the above algorithm is shown. The time and hardware complexity required for the process have also been computed.