This paper describes the general schemes for implementing the basic modular operations of addition, subtraction and multiplication in the Residue Number System (RNS). We use semiconductor logic gates in the proposed implementations. A comparative study has been carried out between the proposed schemes and the schemes known hitherto. © 1984.

Saroj Kaushik

Computer Science and Engineering

(SoE) School of Engineering

R.K. Arora

<p>Shiv Nadar University is a comprehensive, multidisciplinary, research-focused, and student-centric University offering a full range of academic programs at the undergraduate, postgraduate and doctoral level. With state-of-the-art infrastructure, the University comprises of academic wings, sophisticated labs, international standard sports facilities, amphitheaters, auditorium, conference rooms and smart classrooms. The University&rsquo;s goal is to become internationally recognized for the quality of its research and creative endeavors and their applicability to improving quality of life, generating new insights and expanding the boundaries of human knowledge creativity. Committed to excellence in teaching, research and service, the University aims to serve the higher education needs of India and the world beyond.</p>