Header menu link for other important links
An insight into ESD behavior of nanometer-scale drain extended NMOS (DeNMOS) devices: Part II (two-dimensional study-biasing & comparison with NMOS)
, M. Shrivastava, H. Gossner, S. Pendharkar, F. Brewer, C. Duvvury
Published in
Volume: 58
Issue: 2
Pages: 318 - 326
In this paper, we present an analysis of drain extended n-channel metaloxidesemiconductor (DeNMOS) and study the impact of both substrate and gate biasing on the regenerative avalanche injection phenomenon at the edge of drain contact. We will demonstrate that the flow and distribution of avalanche-generated holes and electrons are significantly impacted by biasing the gate and pumping current through the substrate. Finally, we show that gate bias or drain bias, when individually applied, can only lead to marginal improvement in It2 however, when both the biases are applied simultaneously, it can then optimally improve the failure performance. Subsequently, we compare high current performance of DeNMOS with NMOS or swapped DeNMOS configuration through a simplified 1-D macroscopic model. © 2006 IEEE.
About the journal
Published in
Open Access
Impact factor